Oxide-semiconductor-based thin-film transistors ͑TFTs͒, particularly the amorphous ones, are becoming an important emerging technology. Since oxide semiconductors easily form polycrystalline phases, usually more complicated oxide mixtures are needed for growing amorphous phases. In this letter, we report that by simply reducing the thickness, ZnO can be intentionally grown into the amorphous phase. Furthermore, both top-gate and bottom-gate amorphous ZnO TFTs of micrometer scales were effectively implemented using fully lithographic and etching processes. Rather high field-effect mobilities of 25 and 4 cm 2 / V s and on/off current ratios of Ͼ10 7 and Ͼ10 6 were achieved for top-gate and bottom-gate configurations, respectively.
Oxide-semiconductor-based thin-film transistors ͑TFTs͒ have advanced remarkably in recent years, and provide an attractive alternative to silicon-based or organic TFTs.
1-3 Oxide semiconductors composed of heavy-metal cations with ͑n −1͒d 10 ns 0 ͑n ജ 4͒ electronic configurations are usually wide bandgap and transparent materials, [4] [5] [6] [7] [8] [9] making transparent electronics and very high-resolution displays ͑e.g., high aperture ratios͒ possible. Furthermore, spherically symmetrical ns orbitals have large radii and large overlap between adjacent orbitals, thus giving an efficient transport path for carriers and high carrier mobilities. In addition, such orbital overlap is rather insensitive to the degree of disorder in films, rendering possible high mobilities even in the amorphous phase. Compared to polycrystalline ones, amorphous oxide semiconductors could have lower processing temperatures ͑thus better compatibility with flexible substrates͒, better uniformity and sometimes even higher carrier mobilities due to lack of grain-boundary issues.
Among various oxide semiconductors, ZnO-based materials are one of the most studied systems, partly because of richer Zn-based minerals on earth and thus potentially lower cost ͑e.g., compared to In-based materials͒. Since ZnO easily forms polycrystalline phases even at room temperature, amorphous ZnO-based semiconductors ͑e.g., In-Zn-O, ZnSn-O, In-Ga-Zn-O, In-Al-Zn-O, etc.͒ are usually grown by mixing several metal oxides to prevent crystallization. [4] [5] [6] [7] [8] [9] In this letter, without mixing oxides ͑thus simpler compositions͒, we show that by simply reducing the thickness, ZnO can be intentionally grown into the amorphous phase. Furthermore, due to lack of high-selectivity etching techniques for oxide semiconductors and transparent oxide conductors ͑e.g., indium tin oxide, ITO͒, previously reported transparent TFTs ͑TTFTs͒ were mostly fabricated by shadow-masking or lift-off techniques. [6] [7] [8] [9] In this work, both miniaturized topgate and bottom-gate amorphous ZnO TTFTs with rather high mobilities had been effectively implemented using fully lithographic and etching processes.
Figures 1͑a͒ and 1͑b͒ and show the schematic structures of the top-gate and bottom-gate ZnO TTFTs studied, respectively. For top-gate TTFTs, patterned ITO ͑120 nm͒ on glass substrates was used as the source/drain electrodes. The ZnO layer of various thicknesses was deposited by rf sputtering in Ar/ O 2 without intentional heating. 50 nm SiN x was then deposited by plasma enhanced chemical vapor deposition ͑PECVD͒ at 200°C as the etching mask and the passivation layer for ZnO since it can be easily damaged or degraded by chemicals used/produced during lithography. [10] [11] [12] To ensure the temperature uniformity, the SiN x deposition was started 20 min after the substrate temperature reaching 200°C. This SiN x layer was first patterned by lithography and reactive ion etching ͑RIE͒ and then was used as the hard mask for patterning ZnO. The etchant used for patterning ZnO must be carefully chosen since many etchants for ZnO also etch ITO. In this work, it was found that some weak acids and bases possess high etching selectivity between ZnO and ITO, rendering microfabrication of TTFTs more feasible. Subsequently, another 150 nm SiN x was deposited by PECVD at 200°C to complete the gate insulator stack, followed by the deposition and patterning of the 120 nm ITO gate electrode. Finally, the gate insulator was etched by RIE to expose source/drain contacts. For the bottom-gate ZnO TTFTs ͑also with 200 nm SiN x as the gate insulator͒, all layers were processed using the same conditions, except for the difference in the process sequence. In both types of TTFTs, the channel width ͑W, 100 m͒ and the channel length ͑L, 10 m͒ were a͒ Author to whom correspondence should be addressed; electronic mail: chungwu@cc.ee.ntu.edu. defined by the ITO source/drain patterns, and no postfabrication annealing ͑in addition to heating at 200°C for SiN x growth͒ was performed. Both TTFTs together with the glass substrates show high transmittance of Ͼ80% over the whole visible range ͑400-700 nm͒. Figure 2͑a͒ shows the x-ray diffraction ͑XRD͒ patterns of room-temperature sputtered and 200°C annealed ͑to mimic deposition of SiN x ͒ ZnO films with different thicknesses on glass substrates. For ZnO films thicker than 40 nm, a dominant peak at 2 = 34.4°that corresponds to the ͑002͒ orientation of the ZnO wurtzite ͑hexagonal͒ structure is observed, indicating formation of polycrystalline ZnO and preferential orientation of the c axes along the surface normal. Interestingly, for ZnO films with thicknesses of 20 and 10 nm, no x-ray peaks could be detected. Similarly, thin ZnO films ͑e.g., 10 nm͒ grown on top of the amorphous SiN x also reveal no crystallization peaks ͓Fig. 2͑b͔͒. A further check of the topology and morphology of thin films by atomic force microscopy ͑AFM͒ and scanning electron microscopy ͑SEM͒ also reveals very different features for thick and thin ZnO films. Figures 3͑a͒ and 3͑b͒ show the AFM phase images ͑which distinguish nanoscale features better than height images͒ of the 10 and 60 nm ZnO films on glass substrates, respectively. Figures 3͑c͒ and 3͑d͒ show SEM images of the same two samples. In both AFM and SEM images, while hardly any grains are distinguishable for the 10 nm ZnO film ͑indeed both AFM and SEM images are simply similar to those of a glass substrate͒, grains of tens of nanometers are clearly visible for the 60 nm ZnO film.
In Fig. 4 , the root-mean-square ͑rms͒ roughnesses and the average grain sizes derived from the AFM or SEM images of ZnO films on glass substrates are shown as a function of the ZnO thickness, which further manifest the thicknessdependent morphologies. Both the roughness and the grain size show an evident increase for films thicker than 40 nm, but a negligible change below 20 nm. All the results of Figs. 2-4 indicate a transition from the amorphous to the polycrystalline structure with increasing the ZnO thickness. The amorphous morphology of thin ZnO films ͑either on the glass or SiN x ͒ is not associated with the shorter deposition or annealing time, since with much more extended annealing ͑e.g., at 200°C for 6 h͒, thin ZnO films remain amorphous. Previously, similar thickness dependence of crystallinity had also been observed for various materials. [13] [14] [15] During thinfilm deposition, a new coming particle in general would have a high tendency to relax in the same phase of nearby particles. [13] [14] [15] Therefore in the initial stage of growth, nucleation of ZnO nanocrystallites may be suppressed at/near the interface to the amorphous substrate ͑either glass or SiN x ͒, giving an amorphous structure. As the thickness increases, the crystallites ͑now away from the amorphous substrate͒ would have larger freedom to coalesce, resulting in larger grains and crystalline phases. In the present work, by decreasing the thickness of the ZnO film below some tens of nanometers, smooth amorphous and grain-boundary-free ZnO films are obtained. Figure 5 shows the output characteristics ͑drain current I D as a function of the drain-to-source voltage V DS , under different gate biases V GS ͒ of a top-gate TTFT with 60 nm ZnO, a top-gate TTFT with 10 nm ZnO, and a bottom-gate TTFT with 10 nm ZnO ͑all with W / L = 100 m/10 m͒. Although all three devices were processed in similar conditions, the TTFT with 60 nm ZnO neither turns on nor shows transistor characteristics, yet both TTFTs with 10 nm ZnO show typical transistor characteristics in the n-type enhancement mode. Considering the polycrystalline and amorphous characteristics of the 60 and 10 nm ZnO, respectively, it is most possible that the present device processing conditions ͑with processing temperatures only up to 200°C͒ is not suf- ficient to activate the polycrystalline ZnO ͑e.g., annealing the grain-boundary defects, etc.͒ for TFT operation. In contrast, since there are no grain boundaries in the thin and amorphous ZnO, the as-fabricated TTFTs readily show wellbehaved transistor operation. For the 10 nm ZnO TTFT, it is also seen that the top-gate TTFT shows much larger drain currents than the bottom-gate TTFT. The difference between these two configurations may be associated with two factors. First, from our AFM results, the rms roughness of the 10 nm ZnO on glass ͑top-gate case͒ is only 0.37 nm, while that of the 10 nm ZnO on SiN x / ITO/glass ͑bottom-gate case͒ is 4.26 nm. The larger roughness of the channel and the channel/dielectric interface could degrade the carrier transport. 16, 17 Second, in bottom-gate TTFTs, the surface of the SiN x gate insulator had been exposed to multiple processing steps before ZnO deposition, which may degrade the channel/dielectric interface property. In contrast, for top-gate TTFTs, the SiN x was deposited right after ZnO, leaving the interface intact. Figure 6 shows transfer characteristics ͓Fig. 6͑a͒: log͑I D ͒ vs V GS for V DS = 10.1 V, Fig. 6͑b͒ : ͱI D vs V GS in the saturation mode for V DS = 10.1 V͔ of the top-gate and bottom-gate TTFTs with 10 nm ZnO. It is also seen that the gate leakage currents in both TTFTs are as low as ϳ10 −12 A. From Fig.  6͑b͒ , the saturation mobility and the threshold voltage V t are extracted using the saturation current equation of a fieldeffect transistor,
where C i is the capacitance per unit area of the gate insulator. A high mobility of ϳ25 cm 2 / V s and a V t of 4.53 V are extracted for top-gate TTFTs, while ϳ 4 cm 2 / V s and V t = 2.63 V are obtained for bottom-gate TTFTs. From Fig. 6͑a͒ , the subthreshold slopes and the on/off current ratios are estimated to be ͑1.24 V / decade, 2.3ϫ 10 7 ͒ and ͑1.82 V / decade, 1.4 ϫ 10 6 ͒ for the top-gate and bottom-gate TTFTs, respectively. Comparison of device characteristics indicates significant influences of the device structures and processing sequences on TTFT performances.
In summary, we show that by simply reducing the film thickness, ZnO can be intentionally grown into the amorphous phase, providing a simple and effective approach for growing amorphous oxide semiconductors. Furthermore, both miniaturized top-gate and bottom-gate amorphous ZnO TTFTs with rather high mobilities had been effectively implemented using fully lithographic and etching processes. These developments shall be useful to further advance the TTFT technology for real applications. 
